4. A superconducting ternary systolic array processor Morteus. Nr. Fu Olang Li. Pu Olang Li. Pu Olang Li. Pu Olang Li. Maltilides-Valued Logic. 1992. Proceedings., Twenty-Second International Symposium on 27-29 May 1992 Page(e):10 - 17 Digital Object Identifier 10.1109/ISMVL.1992.186772 Summary: A novel susephson ternary systelic array processor for multiplication is propos processor consists of two kinds of cells, nos of which performs a partial multiplication and functions of multiplication and addition simultaneously	
5. A high-speed interconnect network using ternary logic Madsen, J.K.; Long, S.I.; Multiple-Valued Logic, 1995 Proceedings, 25th International Symposium on 22-25 May 1995 Page(s) 2- 7 Digital Object Identifier 10,1109/ISMVL.1995.513502 Summary: This paper describes the design and implementation of a high-speed interconr (ICN) for a multiprocessor system using ternary logic. By using ternary logic and a fast pol communication technique called STAR (Self-Time 41 receiv AbstractFixel Full Text: PDF(464 KB) ISEE CNF Blights and Permissions	
6. A Low-Power Protocol Processor Based on NAND-Type TCAMs for Networked Sens Xin Xiaoning; Yu Haibin; Oui Shuping; Wireleas Communications, Networking and Mobile Computing, 2007. WiCom 2007, Intern Conference on 21-25 Sept 2007 Page(e):2572 - 2575 Digital Object Identifier 10.1109/WICOM.2007.640 Summary: A Protocol Processing Accelerator based on low-power NAND-type Ternary C Addressable Memorites (TCAMs) is present in this paper. The fundamental constraint of a sensor is the energy consumption, the high requirement on clock frequency 0 AbstractBull, Full Text: PDE(151 KB) IEEE CNF Blatts and Permissions	ontent
7. Towards a Ternary Sigma-Delta Modulated Processor: Adder and Integrator Sadik, A.Z.; O'Shea, P.J.; Computer and Information Technology, Workshops, 2008, CIT Workshops 2008, IEEE Sth. Conference on 8-11 July 2008 Page(s) 515 - 520 Digital Object Identifier 10.1109/CIT.2008. Workshops. 16 Summary: Sigma detain adulated systems have a number of very appealing properties, therefore heavily used in analog to digital converters, amplifiers and as modulators in com systems. This paper presents new results which show that they may AbstractDelta [Full Text: PDE/293 KB). IEEE CNF. Pights and Permissions.	and are
8. Technique to eliminate sorting in IP packet forwarding devices Baldwin, R.W., Ng. E.: Computer Design V.LS in Computers and Processors, 2004. ICCD 2004. Proceedings. IE International Conference on 11-13 Oct. 2004 Pages) 254 - 559 Digital Object Identifier 10.1109/ICCD.2004.1347977 Summary: This paper presents a solution to eliminate the requirements of sorting by prefit forwarding devices using ternary content addressable memories (TCAMs). These do away arising from inserting into a sorted list. To achieve this Abstractible Intel Text PSINES (VB). ISES. CSIS. **Text Pages 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 -	clength in IP

Rights and Permissions

	9. Fast skew number computation using a CAM and related hardware for an n-bit context predictor Betzon, GA, Cloffield, JV; Electronico Letters Volume 29, [3826-14, 8. July 1993 Page(s):1265 - 1267 Digital Object Identifier 10.1049/el:19930845 Summary: An efficient way of calculating skew numbers for a binary arithmetic coder using a content- addressable memory (CAM) with terrary storage capabilities is presented. A predictor unit consisting of the CAM, context counters, MPS flags, a history buffer:
	 On the diagnosability of systems with three valued test results: diagnosis by comparison strategy Sengupta, A.; Rhee, C.;
	Multiple-Valued Logic, 1990. Proceedings of the Twentieth International Symposium on 23-25 May 1990 Page(s):115 · 120
	Digital Object Identifier 10.1109/ISMVI.1990.122506 Summary: A model of self-diagnosable multiprocessor systems, in which the faulty processors are determined by comparing the results of identical tasks performed by a pair of processors in the system, was introduced by J. Managna and M. Malek (1981). An analysis.
	AbstractPlus Full Text: PDF(440 KB) IEEE CNF Hights and Permissions
П	11. A New Moduli Set {3 ⁿ - 1,3 ⁿ +1,3 ⁿ + 2,3 ⁿ - 2} in Residue Number System
	Hosseinzadeh, M.; Jassbi, S.J.; Navi, K.;
	Advanced Communication Technology, 2008. ICACT 2008. 10th International Conference on Volume 3, 17-20 Feb. 2008 Page(s):1601 - 1603
	Digital Object Identifier 10.1109/ICACT.2008.4494087 Summary: Residue Number System (RNS) is non weighted system. This system is a useful tool for
	Digital Signal Processing (DSP) since it can support parallel, carry-free, high-speed, low power and secure arithmetic. One of the most important considerations when
	AbstractFlus Full Text: PDF(672 KB) NEEE CNF Bights and Permissions
	Incorporating timing constraints in the efficient memory model for symbolic ternary simulation Veley, M.N.; Bryant, R.E.;
	Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings., International
	<u>Conference on</u> 5-7 Oct. 1998 Page(s):400 - 406
	Digital Object Identifier 10.1109/ICCD.1998.727081 Summary: This paper introduces the four timing constraints of setup time, hold time, minimum delay,
	and maximum delay in the efficient memory model (EMM). The EMM is a behavioral model, where the number of symbolic variables used to characterize the initial s
	AbstractPlus Full Text: PDF(48 KB) IEEE CNF Bights and Permissions
	13. Mixed level test generation for MOS circuits Lioy, A.;
	European Test Conference, 1989, Proceedings of the 1st 12-14 April 1999 Page(s):208 - 211
	Digital Object Identifier 10.1109/ETC.1989.36245
	Summary: The authors present a test-generation system for combinational circuits described at mixed gate and switch levels. The circuit under test is hierarchically partitioned into blocks characterized by their I/O function. Only the faulty block is eventual
	AbstractPus Full Text: PDF(296 KB) ISSE CASS Rights and Permissions



Help Contact Us Privacy & Security IEEE.org

\$100 congression EEE - At Right Reserved